

ABSTRACT

A clock generator circuit is provided wherein a comparison clock signal is generated by comparing a standard clock signal and an operating clock signal.

The comparison clock signal is converted into a current signal. The current signal is converted to multiple current signals and an operating clock signal having multiple varying frequencies is generated based on the multiple current signals.